Benutzer:Txt.file: Unterschied zwischen den Versionen

Version vom 30. Juni 2017, 22:35 Uhr

According to Wikipedia one of the few royalty free and open CPU ISA. The other listed are LatticeMico32, MMIX, OpenRISC and RISC-V. According to j-core the patents for Hitachi SuperH are expiring currently.

Asus EeePC 1000H (Battery lasts ~1 Minute)
Asus EeePC 1015PN (Keyboard partly defekt (replacement keyboard costs 40 to 70€))
Lenovo IdeaPad 300s (Keyboard defekt)
PC Engines ALIX 1D, ALIX 6B, WRAP 2E
Microsoft Surface Pro
Thintune

@@ Zeile 1: / Zeile 1: @@
+== Contact ==
 xmpp://txt.file@txtfile.eu
+== Hardware ==
+* IP-KVM Switch + Power-Switch
+* Netgear 16 Port 100MBit/s Ethernet Switch unmanaged
+* TP-Link 5 Port 1GBit/s Ethernet Switch unmanaged
+=== ARM ===
+* CubieBoard ([http://linux-sunxi.org/Linux_mainlining_effort#Status_Matrix Allwinner A10])
+* BeagleBone Green (OMAP / TI335x)
+* Pine64 ([http://linux-sunxi.org/Linux_mainlining_effort#Status_Matrix Allwinner A64]) [http://linux-sunxi.org/A64#GPL_Violations GPL violations]
+=== MIPS ===
+* VoCore2
+=== PowerPC ===
+* [[Projekte/PowerMac G4]]
+=== Sparc ===
+According to [https://en.wikipedia.org/wiki/Comparison_of_instruction_set_architectures#Instruction_sets Wikipedia] one of the few royalty free and open CPU ISA. The other listed are [https://en.wikipedia.org/wiki/LatticeMico32 LatticeMico32], [https://en.wikipedia.org/wiki/MMIX MMIX], [https://en.wikipedia.org/wiki/OpenRISC OpenRISC] and [https://en.wikipedia.org/wiki/RISC-V RISC-V]. According to [http://j-core.org/ j-core] the patents for [https://en.wikipedia.org/wiki/SuperH Hitachi SuperH] are expiring currently.
+* SparcStation5 (sparc (32bit))
+* Netra T1 (sparc64)
+=== x86 ===
+* Asus EeePC 1000H (Battery lasts ~1 Minute)
+* Asus EeePC 1015PN (Keyboard partly defekt (replacement keyboard costs 40 to 70€))
+* Lenovo IdeaPad 300s (Keyboard defekt)
+* PC Engines ALIX 1D, ALIX 6B, WRAP 2E
+* [[Microsoft Surface Pro]]
+* [[Thintune]]
+{{lowercase}}